OKI Semiconductor

ML9090A-01, -02

LCD Driver with Key Scanner and RAM

GENERAL DESCRIPTION

The ML9090A-01 and ML9090A-02 are LCD drivers that contain internal RAM and a key scan function. They are best suited for car audio displays.

Since 1-bit data of the display data RAM corresponds to the light-on or light-off of 1-dot of the LCD panel (a bit map system), a flexible display is possible.

A single chip can implement a graphic display system of a maximum of 80×18 dots (80×10 dots for the ML9090A-01, 80×18 dots for the ML9090A-02).

Since containing voltage multipliers, the ML9090A-01 and ML9090A-02 require no power supply circuit to drive the LCD.

Since the internal 5×5 scan circuit has eliminated the needs of key scanning by the CPU, the ports of the CPU can be efficiently used.

FEATURES

- Logic voltage: 2.7 to 5.5 V
- LCD drive voltage: 6 to 16 V (positive voltage)
- 80 segment outputs, 10 common outputs for ML9090A-01 and 18 common outputs for ML9090A-02
- Built-in bit-mapped RAM (ML9090A-01: $80 \times 10 = 800$ bits, ML9090A-02: $80 \times 18 = 1440$ bits)
- 4-pin serial interface with CPU: \overline{CS} , \overline{CP} , DI/O, KREQ
- Built-in LCD drive bias resistors
- Built-in voltage doubler or tripler circuit
- Built-in 5×5 key scanner
- Port A output : 1 pin, output current: -15 mA: (may be used for LED driving)
- Port B output : 8 pins

Output current (available for the ML9090A-01 only)

-2 mA : 5 pins -15 mA : 3 pins

• Temperature range: -40 to +85°C

• Package: 128-pin plastic QFP (QFP128-P-1420-0.50-K) (Product name: ML9090A-01GA)

(Product name: ML9090A-02GA)


This version:

May 2001


Comparison between the ML9090A-01 and the ML9090A-02

Item	ML9090A-01	ML9090A-02
Number of common outputs	10 Max.	18 Max.
Number of dots on the LCD screen	8 × 80	16 × 80
	9 × 80	17 × 80
(selectable by program)	10 × 80	18 × 80
Number of port A outputs	1	1
Number of port B outputs	8	_


BLOCK DIAGRAM (1/2)



BLOCK DIAGRAM (2/2)




PIN CONFIGURATION (TOP VIEW) 1/2



128-pin plastic QFP

PIN CONFIGURATION (TOP VIEW) 2/2



128-pin plastic QFP

FUNCTIONAL DESCRIPTIONS

Pin Functional Descriptions

Function	Pin	Symbol	Type	Description
	85	CS	I	Chip select signal input pin
CPU interface	84	СP	I	Shift clock signal input pin. This pin is connected to an internal Schmitt circuit
	86	DI/O	I/O	Serial data signal I/O pin
	87	KREQ	0	Key request signal output pin
Oscillation	100	OSC1	I	Connect external resistors. If using an external clock, input it from the
Oscillation	101	OSC2	0	OSC1 pin and leave the OSC2 pin open.
	88	RESET	I	Initial settings can be established by pulling the reset input to a "L" level. This pin is connected to an internal Schmitt circuit.
Control signals	99	DT	I	Input pin for selecting the voltage doubler or voltage tripler.
	89	TEST	1	Test input pin. This pin is connected to the $V_{\rm SS}$ pin.
Key scan signals	83 to 79	CO to C4	I	Input pins that detect status of key switches
	78 to 74	R0 to R4	0	Key switch scan signal output pins
Dest entents	103	PA0	0	Port A output
Port outputs	111 to 104	PB0 to PB7	0	Port B outputs (for ML9090A-01)
	73 to 122	SEG1 to SEG80	0	Outputs for LCD segment drivers
LCD driver outputs	121 to 112	COM1 to COM10	0	Outputs for LCD common drivers (for ML9090A-01)
	121 to 104	COM1 to COM18	0	Outputs for LCD common drivers (for ML9090A-02)
	102	V_{DD}	_	Logic power supply pin
	90	V _{ss}	_	GND pin
	95	V _{IN}	_	Voltage multiplier reference voltage power supply pin
Power supply	94, 93	V _{C1} , V _{C2}	_	Capacitor connection pins for voltage multiplier
	92	V _{S1}	_	Voltage multiplier output pin
	91	V _{S2}	_	Voltage multiplier output pin
	98, 96, 97	V_2 , V_{3A} , V_{3B}	_	LCD bias pins

Pin Functional Descriptions

CS

Chip select input pin. An "L" level selects the chip, and an "H" level does not select the chip. During the "L" level, internal registers can be accessed.

CP

Clock input pin for serial interface data I/O. An internal Schmitt circuit is connected to this pin. Data input to the DI/O pin is synchronized to the rising edge of the clock. Output from the DI/O pin is synchronized to the falling edge of the clock.

• DI/O

Serial interface data I/O pin. This pin is in the output state only during the interval beginning when key scan data read or RAM read commands are written until the \overline{CS} signal rises. At all other times this pin is in the input state. (When reset, the input state is set.) In other words, this pin goes into the output state only when the key scan register or the display data RAM is read. The relation between data level of this pin and operation is listed below.

Data level	LCD display	Port	Key status
"H"	Light ON	"H"	ON
"L"	Light OFF	"L"	OFF

• KREQ


Key scan read READY signal output pin. Two scan cycles after a key switch is switched ON, this pin goes to an "H" level. When all key switches are OFF, this pin returns to an "L" level.

This signal can be used as a flag. To use it as a flag, start the key-scan reading when the KREQ signal changes to an "H" level from an "L" level. If the key-scan reading starts when the KREQ signal changes to an "L" level from an "H" level, scanned data may be unstable. To avoid this, repeat the key-scan reading three times.

When the key-scan reading starts when this pin goes to an "L" level, data when a key switch is off is read.

• OSC1

Input pin for RC oscillation. An oscillation circuit is formed by connecting a resistor (R) of $56k\Omega \pm 2\%$ to this pin and the OSC2 pin. If an external master oscillation clock is to be input, input the master oscillation clock to this pin.



• OSC2

Output pin for RC oscillation. An oscillation circuit is formed by connecting a resistor (R) of $56k\Omega \pm 2\%$ to this pin and the OSC1 pin. If an external master oscillation clock is to be input, leave this pin unconnected (open).

• RESET

Reset signal input pin. The initial state can be set by pulling this pin to an "L" level. Refer to the "Output, I/O and Register States in Response to Reset Input" page for the initial states of each register and display.

An internal pull-up resistor is connected to this pin. An external capacitor is connected for power-on-reset operation.

• TEST

Test signal input pin. This pin is used for testing by Oki. Connect this pin to V_{SS} . When a different connection is made, proper operation cannot be guaranteed.

• $\overline{R0}$ to $\overline{R4}$

Key switch scan signal output pins. During the scan operation, "L" level signals are output in the order of R0, R1, ...R4. (Refer to the page entitled "Key scan" for details.)

• $\overline{C0}$ to $\overline{C4}$

Input pins that detect the key switch status. Internal pull-up resistors are connected to these pins. Assemble a key matrix between these pins and the $\overline{R0}$ to $\overline{R4}$ pins.

• PA0

General-purpose port A output pin. Because this pin can output a current of -15 mA, it is best suited as an LED driver. If this pin is used as an LED driver, insert an external current limiting resistor in series with the LED. If this pin is not used, leave it unconnected (open).

• PB0 to PB7

General-purpose port B output pins. Each of the PB5 to PB7 pins has the same driving capability as the PA0 pin, namely the ability to output a current of -15 mA. These pins are only applicable to the ML9090A-01. Leave unused pins unconnected (open).

• SEG1 to SEG80

Segment signal output pins for LCD driving. Leave unused pins unconnected (open).

• COM1 to COM18

Common signal output pins for LCD driving. Leave unused pins unconnected (open). COM11 to COM18 are provided for the ML9090A-02 and PB0 to PB7 for the ML9090A-01.

\bullet V_{DD}

Logic power supply connection pin.

\bullet V_{ss}

Power supply GND connection pin.

DT

This pin selects the voltage multiplier circuit. If this pin is connected to the V_{SS} pin, the voltage doubler circuit is selected. If this pin is connected to the V_{DD} pin, the voltage tripler circuit is selected. Do not change the value of the setting after power is turned on.

\bullet V_{C1} , V_{C2}

Capacitor connection pins for the voltage multiplier. Connect a 4.7 μ F capacitor between the V_{C1} and V_{C2} pins. If an electrolytic capacitor is used, connect the (+) side to pin V_{C2} .

\bullet V_{S1}

Voltage doubler voltage output pin. This pin outputs the doubled voltage that has been input to $V_{\rm IN}$. To increase stability of the power supply, connect a 4.7 μF capacitor between this pin and $V_{\rm SS}$. When using the doubled voltage, connect this pin and $V_{\rm S2}$.

$\bullet \quad V_{\rm S2}$

Voltage multiplier voltage output pin. Voltage multiplied by the factor specified by the DT pin setting is output from this pin. When the voltage tripler is used, to increase stability of the power supply, connect a 4.7 μ F capacitor between this pin and V_{SS} . When using the voltage doubler, connect this pin and V_{SI} .

\bullet V_{IN}

Voltage multiplier voltage input pin. The doubled or tripled voltage input to this pin is output from V_{S1} or V_{S2} .

$\bullet V_2, V_{3A}, V_{3B}$

LCD bias pins for segment drivers. These pins are connected to internal bias dividing resistors. When using the ML9090A-01 (at 1/4 bias), connect V_2 and V_{3A} pins, and leave V_{3B} unconnected (open). When using the ML9090A-02 (at 1/5 bias), connect V_{3A} and V_{3B} pins, and leave V_2 unconnected (open).

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit	Applicable Pins
Power Supply Voltage	V_{DD}	Ta = 25°C	-0.3 to +7.0	V	V_{DD}
Bias Voltage	V _{BI}	Ta = 25°C	-0.3 to +18.0	V	$V_{C1}, V_{C2}, V_{S1}, V_{S2}, \\ V_{2}, V_{3A}, V_{3B}$
Voltage Multiplier	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Ta = 25°C *1	-0.3 to +9.0	V	V
ReferenceVoltage	V _{IN}	Ta = 25°C *2	-0.3 to +6.0	V	V_{IN}
Input Voltage	Vı	Ta = 25°C	-0.3 to V _{DD} +0.3	V	$\frac{\overline{\text{CS}}, \overline{\text{CP}}, \text{ DI/O,OSC1},}{\overline{\text{RESET}}, \text{ DT,TEST}, \overline{\text{C0}}}$ to $\overline{\text{C4}}$
Outrout Command		Ta = 25°C	-20	mA	PA0, PB5 to PB7
Output Current	I _O	Ta = 25°C	-3	mA	PB0 to PB4
Power Dissipation	P_{D}	Ta = 85°C	190	mW	_
Storage Temperature	T _{stg}	_	-55 to +150	°C	_

 $\boldsymbol{V}_{\text{SS}}$ is the reference voltage potential for all pins.

*1: When the voltage doubler is used.

*2: When the voltage tripler is used.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Range	Unit	Applicable Pins
Power Supply Voltage	V_{DD}	_	2.7 to 5.5	V	V_{DD}
Bias Voltage	V_{S2}	_	6.0 to 16.0	V	V_{S2}
Voltage Multiplier	V	*1	3.55 to 8.00		V
ReferenceVoltage	V _{IN}	*2	2.84 to 5.33	V	V _{IN}
Operating Frequency	f _{op}	$R = 56k\Omega \pm 2\%$	480 to 1200	kHz	OSC1
Operating Temperature	T _{op}	_	-40 to +85	°C	_

 $\boldsymbol{V}_{\text{SS}}$ is the reference voltage potential for all pins.

*1: When the voltage doubler is used.


*2: When the voltage tripler is used.

ELECTRICAL CHARACTERISTICS

OSC Circuit Operating Conditions

Parameter	Symbol	Condition	Rating	Unit	Applicable Pins
Oscillation Resistance	R	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	56 *1	kΩ	OSC1, OSC2

*1: Use a resistor with an accuracy of ±2 %



ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{S2} = 6 \text{ to } 16 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C})$

		0 1111					Ta = -40 to +65 C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applicable Pins
"H" Input Voltage 1	V_{IH1}	_	0.85V _{DD}	_	_	V	OSC1
"H" Input Voltage 2	V_{IH2}	_	0.85V _{DD}	_	_	V	RESET
"H" Input Voltage 3	V_{IH3}	_	0.85V _{DD}	_	_	V	CP
"H" Input Voltage 4	V_{IH4}	_	0.8V _{DD}	_	_	V	$\overline{\text{CS}}$, DI/O, $\overline{\text{C0}}$ to $\overline{\text{C4}}$
"L" Input Voltage 1	V_{IL1}	_	_	_	0.15V _{DD}	V	OSC1
"L" Input Voltage 2	V_{IL2}	_	_	_	0.15V _{DD}	V	RESET
"L" Input Voltage 3	V_{IL3}	_	_	_	0.15V _{DD}	V	CP
"L" Input Voltage 4	V_{IL4}	_	_	_	0.2V _{DD}	V	$\overline{\text{CS}}$, DI/O, $\overline{\text{C0}}$ to $\overline{\text{C4}}$
"H" Input Current 1	I _{IH1}	$V_I = V_{DD}$	_	_	10	μΑ	RESET
"H" Input Current 2	I _{IH2}	$V_I = V_{DD}$	_	_	10	μΑ	CO to C4
"H" Input Current 3	I _{IH3}	$V_I = V_{DD}$	_	_	10	μΑ	DI/O
"H" Input Current 4	I _{IH4}	$V_{I} = V_{DD}$	_	_	1	μΑ	OSC1, $\overline{\text{CS}}$, $\overline{\text{CP}}$,DT,
"L" Input Current 1	I _{IL1}	$V_{DD} = 5 \text{ V}, V_{I} = 0 \text{ V}$	-0.02	-0.05	-0.1	mA	RESET
"L" Input Current 2	I _{IL2}	$V_{DD} = 5 \text{ V}, V_{I} = 0 \text{ V}$	-0.18	-0.45	-0.9	mA	CO to C4
"L" Input Current 3	I _{IL3}	V _I = 0 V	_	_	-10	μА	DI/O
"L" Input Current 4	I _{IL4}	V _I = 0 V	_	_	-1	μА	OSC1, $\overline{\text{CS}}$, $\overline{\text{CP}}$,DT,
"L" Input Current 5	I _{IL5}	$V_{DD} = 3 \text{ V}, V_{I} = 0 \text{ V}$	-4	-10	-25	μΑ	RESET
"L" Input Current 6	I _{IL6}	$V_{DD} = 3 \text{ V}, V_{I} = 0 \text{ V}$	-0.04	-0.1	-0.2	mA	C0 to C4
"H" Output Voltage 1	V _{OH1}	$I_{O} = -0.4 \text{ mA}$	V _{DD} - 0.4	_	_	V	DI/O, KREQ
"H" Output Voltage 2	V _{OH2}	$I_{O} = -40 \mu A$	0.9V _{DD}	_	_	V	OSC2
"H" Output Voltage 3	V _{OH3}	$I_0 = -15 \text{ mA}$	V _{DD} – 1.7	_	_	V	PA0, PB5 to PB7
"H" Output Voltage 4	V _{OH4}	$I_O = -2 \text{ mA}$	V _{DD} – 1.2	_	_	V	PB0 to PB4
"H" Output Voltage 5	V _{OH5}	$I_{O} = -50 \mu A$	V _{DD} – 2.0	_	_	V	R0 to R4
"L" Output Voltage 1	V _{OL1}	I _O = 0.4 mA	_	_	0.4	V	DI/O, KREQ
"L" Output Voltage 2	V _{OL2}	I _O = 40 μA	_	_	0.1V _{DD}	V	OSC2
"L" Output Voltage 3	V _{OL3}	I _O = 1 mA	_	_	0.4	V	PA0, PB0 to PB7
"L" Output Voltage 4	V_{OL4}	I _O = 1.8 mA	_	_	0.7	V	R0 to R4
	V _{OS0}	$I_{O} = -10 \mu A$	V _{S2} - 0.6	_	_	V	
Segment Output	V _{os1}	$I_O = \pm 10 \mu A$	2/4V _{S2} - 0.6	_	2/4V _{S2} + 0.6	V	
Voltage 1(1/4 bias)	V _{OS2}	$I_O = \pm 10 \mu A$	2/4V _{S2} - 0.6	_	2/4V _{S2} + 0.6	V	SEG1 to SEG80
	V _{OS3}	I _O = +10 μA		_	V _{SS} + 0.6	V	

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{S2} = 6 \text{ to } 16 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C})$

•	I			1			Ta = -40 to +65 C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applicable Pins
	V _{oco}	$I_0 = -10 \mu A$	$V_{S2} - 0.3$	_	_	V	
Common Output Voltage 1	V _{oc1}	$I_0 = \pm 10 \ \mu A$	$3/4V_{S2} - 0.3$	_	$3/4V_{S2} + 0.3$	V	COM1 to COM18
(1/4 bias)	V_{OC2}	$I_O = \pm 10 \mu A$	$1/4V_{S2} - 0.3$	_	$1/4V_{S2} + 0.3$	V	COMIT TO COMITS
(.,	V _{OC3}	$I_0 = +10 \mu A$		_	$V_{SS} + 0.3$	V	
	V _{oso}	$I_{O} = -10 \; \mu A$	$V_{S2} - 0.6$	_	_	V	
Segment Output	V _{OS1}	$I_O = \pm 10 \mu A$	$3/5V_{S2} - 0.6$	_	$3/5V_{S2} + 0.6$	>	SEC1 to SEC00
Voltage 2 (1/5 bias)	V _{OS2}	$I_O = \pm 10 \mu A$	$2/5V_{S2} - 0.6$	_	$2/5V_{S2} + 0.6$	V	SEG1 to SEG80
(170 5100)	V _{os3}	$I_0 = +10 \mu A$		_	VSS+0.6	>	
	V _{oc0}	$I_{O} = -10 \ \mu A$	$V_{S2} - 0.3$	_	_	V	
Common Output	V _{oc1}	$I_O = \pm 10 \mu A$	4/5V _{S2} - 0.3	_	4/5V _{S2} + 0.3	V	COM4 to COM40
Voltage 2 (1/5 bias)	V _{OC2}	$I_{O} = \pm 10 \; \mu A$	$1/5V_{S2} - 0.3$	_	1/5V _{S2} + 0.3	V	COM1 to COM18
(170 blac)	V _{oc3}	$I_0 = +10 \mu A$	_	_	V _{SS} + 0.3	V	
Voltage Multiplier Voltage 1	V_{DB}	External clock = 740 KHz V _{IN} = 3.55 to 8.0 V 1/4 bias *1	V _{IN} × 1.83 -0.5	15 *6	$V_{IN} \times 2$	٧	$V_{\mathbb{S}2}$
Voltage Multiplier Voltage 2	V_{TR}	External clock = 740 KHz V _{IN} = 2.84 to 5.33 V 1/4 bias	V _{IN} × 2.46 -1.0	13 *7	$V_{IN} \times 3$	V	V _{S2}
Supply Current 1	I _{DD1}	R = 56KΩ *3	_	_	0.95	mA	V_{DD}
Supply Current 2	I _{DD2}	External clock = 740 KHz *4	_	_	0.7	mA	V _{DD}
Supply Current 3	I _{VIN}	R = 56KΩ *3	_	_	2	mA	V _{IN}
LCD Driving Bias Resistance	LBR	*5	6.3	9	13	kΩ	$V_{S2} - V_2, V_2 - V_{3B}, V_{3A} - V_{SS}$

*1: Refer to Measuring Circuits 1


*2: Refer to Measuring Circuits 2

Refer to Measuring Circuits 3 *3:


Refer to Measuring Circuits 4 *4:


*6:

 $V_{IN} = 8 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}$ $V_{IN} = 5.33 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}$



Measuring Circuits





*1: PB0 - PB7 for ML9090A-01, and COM11 - COM18 for ML9090A-02

Switching Characteristics

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{S2} = 6 \text{ to } 16 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C})$

		$(V_{DD} - 2.7 to 0.0$	$v_1, v_{S2} = 0.00$	0 V, $1\alpha = 40$	10 100 0)
Parameter	Symbol	Condition	Min	Max	Unit
CP Clock Cycle Time	t _{SYS}	_	1000	_	ns
CP "H" Pulse Width	t _{WH}	_	400	_	ns
CP "L" Pulse Width	t _{WL}	_	400	_	ns
CS "H" Pulse Width	t _{wch}	_	200	_	ns
CP Clock Rise/fall Time	t _r , t _f	_	_	100	ns
CS Setup Time	t _{csu}	_	60	_	ns
CS Hold Time	t _{CHD}	_	290	_	ns
DI/O Setup Time	t _{DSU}	_	100	_	ns
DI/O Hold Time	t _{DHD}	_	15	_	ns
DI/O Output Delay Time	t _{DOD}	CL = 50 pF	_	200	ns
DI/O Output OFF Delay Time	t _{DOFF}	CL = 50 pF	_	200	ns
RESET Pulse Width	t _{WRE}	_	2	_	μs
External Clock Cycle Time	t _{SES}	_	833	_	ns
External Clock "H" Pulse Width	t _{WEH}	_	316	_	ns
External Clock "L" Pulse Width	t _{WEL}	_	316	_	ns
External Clock Rise/fall Time	t_{rE}, t_{fE}	_	_	100	ns

Key Scan Characteristics

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{S2} = 6 \text{ to } 16 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C})$

			(+00 =	10 0.0 1, 152	0 10 10 1,		,	
Parameter	Symbol			Osc	illation frequ	ency	Unit	
		KT		480 kHz	740 kHz	1200 kHz		
Key Scan Cycle	т	0	1/3780	7.9	5.1	3.1		
Key Scan Cycle	T _{scn}	1	1/7560	15.8	10.2	6.2		
Koy Soon Involid Time	т	0	1/4800	10.0	6.5	4.0	ms	
Key Scan Invalid Time	I nop	1	1/9600	20.0	13.0	8.0		


Frame Frequency Characteristics

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{S2} = 6 \text{ to } 16 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C})$


Model	Parameter	Symbol	Dioploy duty	Dividing ratio	Osc	cillation frequ	uency	Unit
wiodei	Farameter	Symbol	Display duty	Dividing ratio	480 kHz	740 kHz	1200 kHz	Offic
			1/8	1/6144	78.1	120.4	195.3	
ML9090A-01			1/9	1/6912	69.4	107	173.7	
	Frame	FRM	1/10	1/7680	62.5	96.3	156.3	Ш-
	Frequency	FRIVI	1/16	1/6144	78.1	120.4	195.3	Hz
ML9090A-02			1/17	1/6528	73.5	113.3	183.9	
			1/18	1/6912	69.4	107	173.7	

Clock synchronous serial interface timing diagrams


Clock synchronous serial interface input timing




Clock synchronous serial interface input/output timing




Reset timing




External clock



Key scan timing




Frame frequency




Instruction Code List

			Š	Start byte	ф						Ins	tructic	Instruction code	<u>e</u>			
Instruction	Fix C	Fixed bit	RS	R/W		Registe	ster No.	Ic	D7	90	DS	D4	D3	D2	D1	00	Descriptions
Key scan register read	_			+		0	0		ST2 8	ST1 8	STO	S4	S3	S2	S1	SO	Reads scan read count display bits (ST0 to ST2) and key scan data (S0 to S4) of the key scan register.
Display data RAM write	-	~	-	0	0	0	0	_	D7	90	D5	D4	D3	D2	70	00	Writes display data (D0 to D7) in the display data RAM after setting the X address or Y address.
Display data RAM read	1	-	-	-	0	0	0	_	D7	D6	D5	D4	D3	D2	D1	DO	Reads display data (D0 to D7) from the display data RAM after setting the X address or Y address.
X address register set	1	~	0	0	0	0	_	0					X3	X2	X	0X	Sets the X address (X0 to X3) of the display data RAM.
Y address register set	1 1	~	0	0	0	0	_	_				Υ4	ү3	Y2	71	Υ0	Sets the Y address (Y0 to Y4) of the display data RAM.
Port register A set	-	~	0	0	0	~	0	0				1	1	-	1	PTA	Controls the output of the general-purpose port A (PTA).
Port register B set	_	-	0	0	0	~	0	<u>←</u>	TB7P	TB6P	TB5F	тВ4 F	PTB7PTB6PTB5PTB4PTB3PTB2PTB1	TB2		PTB0	
Control register 1 set	- -	_	0	0	1	0	0	0	> N N	WLS	7	SH			DTY1	ртуо	Sets the address increment X or Y direction (INC), display data word length (WLS), key scan time (KT), common driver shift direction (SHL), and display duty (DTY0, DTY1).
Control register 2 set	<u>+</u>	~	0	0	_	0	0	<u></u>			T4	13	T2	Σ		DISP	Sets test mode (T1 to T4) and display ON/OFF (DISP).
RS RW ST0 to ST2 SO to S4 D0 to D7 X0 to X3 Y0 to Y4 PTA PTB OB NC SB	Register sel Read/write : Key scan re Key scan dt Write or rea X address c Y address c Port A data Port B data	Register select bit 1: RAM 0: Register : Read/write select bit 1: Read 0: Write : Key scan read count display bits : Key scan data : Write or read data of the display data RAM : X address of the display data RAM : Y address of the display data RAM : Port A data : Port A data : Port B data (ML9090A-01 only) : Display data RAM address increment 1: X direction, 0: Y direction	t bit lect bit I count Jata of he disp he disp he disp AM ac	disple the di alay de alay de alay de alay de	1 14 bits 15 bits 16 bits 17 bits 18 b	1: RAM 1: Read ts ts y data R 8AM \$AM cement	A RAN	× dire	0: Register 0: Write ection, 0: Y	e e 0: Y di	rection	_	710 0 0 1	WLS KT DTYO, DTY1 SHL DISP T1 to T4	DTY1		: Word length select bit 1: 6 bits, 0: 8 bits : Key scan cycle select bit 1: 10 ms, 0: 5 ms : Display duty select bit (1/8, 1/9, 1/10) (ML9090A–01) (1/16, 1/17, 1/18) (ML9090A–02) : Common driver shift direction select bit 1: COM10 → COM1, 0: COM1 → COM10 (ML9090A-02) 1: COM18 → COM1, 0: COM1 → COM18 (ML9090A-02) : Display ON/OFF select bit 1: Display ON, 0: Display OFF : Write "0" to use for test mode : Don't Care

Clock Synchronous Serial Transfer Example (WRITE)




Clock Synchronous Serial Continuous Data Transfer Example (WRITE)



*1: Write data in 8 bits. If the $\overline{\text{CS}}$ signal falls when data input operation in 8 bits is not complete, the last 8-bit data write is invalid. (The previously written data is valid)

Clock Synchronous Serial Continuous Data Transfer Example (READ)



*2: A reading state appears only when the R/W bit is "1". The read data is valid only when the register is set to key scan read mode and display data read mode. Otherwise, the read data is invalid.

Output pin, I/O Pin and Register States When Reset is Input

Pin and register states while the RESET input is pulled to a "L" level are listed below.

Output pin, I/O pin	State
DI/O	Input state
KREQ	"L" (V _{SS})
OSC2	Oscillating state
RO to R4	"L" (V _{SS})
PBA	High impedance
PB0 to PB7 (for ML9090A-01)	High impedance
SEG1 to SEG80	"L" (V _{SS})
COM1 to COM10 (for ML9090A-01)	"L" (V _{SS})
COM1 to COM18 (for ML9090A-02)	"L" (V _{SS})

Register	State
Key scan register	Reset to "0"
Display data register	Display data is retained
X address register	Reset to "0"
Y address register	Reset to "0"
Port A register	Reset to "0"
Port B register	Reset to "0"
Control register 1	No change from value prior to reset input
Control register 2	Display OFF

Power-On Reset


The capacitance of an external capacitor that is connected to the \overline{RESET} pin must be C_{RST} [μF] $\geq 12.5 \times T_R$ [s], where T_R is rise time until power supply voltage to be supplied to the ML9090A-01/02 reaches 0.8 V_{DD} (V) and C_{RST} is the capacitance of an external capacitor connected to the \overline{RESET} pin.

(If $T_R = 10$ [ms], $C_{RST} \ge 0.125$ [μF])

The pulse width when an external reset signal is input should be more than T_R.

Set an instruction 10 µs after the reset signal is released.

Thereafter, this IC is accessible.



Serial Interface Operation

1. Start byte

A register that transfers instruction codes (including display data or key scan data) is selected by a content of the start byte (see below).

D7	D6	D5	D4	D3	D2	D1	D0
"1"	"1"	RS	R/W	Register number			

(1) D7, D6 (fixed at "1")

When selecting the start byte register, always write a "1" to bits D7 and D6.

- (2) D4 (R/W) (Read mode, Write mode select bit)
 - 1: Read mode is selected
 - 0: Write mode is selected

(3) D5, D3 to D0 (Register number)

The correspondence between each content of the start byte and each register or the display data RAM is listed in the table below.

D7	D6	D5	D4	D3	D2	D1	D0	Register name	
1	1	0	1	0	0	0	0	Key scan register	
1	1	1	1/0	0	0	0	1	Display data RAM	
1	1	0	0	0	0	1	0	X address register	
1	1	0	0	0	0	1	1	Y address register	
1	1	0	0	0	1	0	0	Port A register	
1	1	0	0	0	1	0	1	Port B register	
1	1	0	0	1	0	0	0	Control register1	
1	1	0	0	1	0	0	1	Control register 2	

Register Descriptions

• Key scan register (KR)

D7	D6	D5	D4	D3	D2	D1	D0
ST2	ST1	ST0	S4	S3	S2	S1	S0

(1) D7 to D5 (ST2 to ST0) (Scan read counter)

When reading 25-bit key scan data, these bits indicate the number of times scan data has been read. Every time key scan data is read, these bits (ST2 to ST0) are automatically incremented over the range of "000" to "100". After counting to "100", this key scan data read counter is reset to "000".

If the RESET pin is pulled to a "L" level, these bits are reset to "0".

(2) D4 to D0 (S4 to S0) (Key scan read data bits)

These bits are read as 25-bit serial data that expresses the key switch status (1 = ON, 0 = OFF). Data is divided into 5 groups and read. (For the read order, refer to the description below.) The read count is indicated by bits ST2 to ST0. S4 to S0 key scan data corresponds to each SWN0 of the key matrix shown in figure 1. The relation between the key scan data, key matrix signal and each SWN0 of the key matrix is shown below.

If the RESET pin is pulled to a "L" level, these bits are reset to "0".

ST2	ST1	ST0	S4	S3	S2	S1	S0	
0	0	0	SW04	SW03	SW02	SW01	SW00	R0
0	0	1	SW14	SW13	SW12	SW11	SW10	R1
0	1	0	SW24	SW23	SW22	SW21	SW20	R2
0	1	1	SW34	SW33	SW32	SW31	SW30	R3
1	0	0	SW44	SW43	SW42	SW41	SW40	R4

(Note) SW00 to SW44 swithes are shown in Figure 1.





Figure 1

(Note) To recognize simultaneous depression of three or more key switches, add a diode in series to each key.



Key Scan


The key scanning starts when a key switch is pressed on and ends after all key switches are detected to be off. The KREQ signal changes from the low level "L" to the high level "H" two cycles after key scanning started.

This signal can be used as a flag. To use it as a flag, start key-scan reading when the KREQ signal changes from "L" to "H".

In some cases, scanned data may be unstable if key scan reading starts when the level of the KREQ signal changes from "H" to "L". To avoid this, repeat the key-scan reading three times.

All key switch inputs are inhibited for about 1.26 cycle after all key switches are detected to be off while the KREQ signal is at the "H" level.

The KREQ signal is reset when all key switches are detected to be off or when a low-level signal is applied to the $\overline{\text{RESET}}$ pin.



Note 1: When three or more key switches are pressed at the same time, the ML9090A-01/02 may recognize that an unpressed key switch is pressed. Therefore, to recognize simultaneous depression of three or more key switches, add a diode in series to each key. (See Figure 1.) To ignore simultaneous depression of three or more key switches, a program may be required to ignore all key data which contain three or more consecutive "1" values.

• Display data RAM (DRAM)

D7	D6	D5	D4	D3	D2	D1	D0		
8-bit DATA									
_	— 6-bit DATA								

The display data register writes and reads display data to and from the liquid crystal display RAM. The contents of this register are written to or read from the address set by the X address register and Y address register. The bit length of display data can be selected by the WLS bit of control register 1. If 6-bit data has been selected, writing to D7 and D6 is invalid, and if read, their values will always be "0". D7 is the MSB (D5 in the case of 6-bit data) and D0 is the LSB.

The X address and Y address should be set immediately before writing or reading display data. However, only one-time settings of X address and Y address are required immediately before successive writings or readings. Either X address or Y address may be set first.

Even if the RESET pin is pulled to a "L" level, the contents of this register will not change.

• X address register (XAD)

D7	D6	D5	D4	D3	D2	D1	D0
	_				XA	√D	

The X address register sets the X address for the liquid crystal display RAM.

The address setting range is 0 to 9 (00H to 09H) when 8-bit data is selected by the WLS bit. This register starts counting up from the set value each time RAM is read or written.

When the register count returns to 0 from the maximum value 9, the Y address is automatically incremented.

Thereafter, the Y address is counted in a loop fashion from 0 to 9.

The address setting range is 0 to 13 when 6-bit data is selected.

This register starts counting up from the set value. When the register count returns to 0 from 13, theY address is automatically incremented.

Thereafter, the Y address loops from 0 to 13.

Proper operation is not guaranteed if values outside this range are set.

Writing to bits D7 through D4 is invalid. If the RESET pin is pulled to a "L" level, these bits are reset to "0".

• Y address register (YAD)

D7	D6	D5	D4	D3	D2	D1	D0	
	-	_		YAD (ML9090A-01)				
	_				D (ML9090A-0	2)		

The YAD register sets a Y address of RAM for the liquid crystal display.

The Y address setting range varies according to the setting of the DTY bits (bits D1 and D0) of the control register 1 (to be described later).

This register starts counting up from the set value each time RAM is read or weitten. When the register count returns to 0 from the maximum value (7 to 17), the X address is also incremented automatically.

The Y address is counted in a loop fashion as shown below.

Model	Duty	Y register setting range and loop range	Invalid addres setting range
	1/8	0 to 7 (00H to 07H)	8 to 15 (08H to FH)
ML9090A-01	1/9	0 to 8 (00H to 08H)	9 to 15 (09H to FH)
	1/10	0 to 9 (00H to 09H)	10 to 15 (AH to FH)
	1/16	0 to 15 (00H to 0FH)	16 to 31 (10H to 1FH)
ML9090A-02	1/17	0 to 16 (00H to 10H)	17 to 31 (11H to 1FH)
	1/18	0 to 17 (00H to 11H)	18 to 31 (12H to 1FH)

When an invalid Y address is set, counting of invalid Y addresses varies according to the selected duty although its operation is not assured. In case the duty is 1/8 or 1/16, the register counts up to a maximum invalid Y address value (15 for the ML9090A-01 or 31 for the ML9090A-02) and back to 0. At the same time, the X address is also incremented.

In case the duty is 1/9 or 1/17, the register counts back to 0 at address "Y address setting plus 1" after an invalid Y address is set. At the same time, the X address is also incremented.

In case the duty is 1/10 or 1/18, the register counts back to 0 at address "Y address setting plus 1" and at address "Y address setting plus 1" after an invalid Y address is set. At the same time, the X address is also incremented. After this, the Y address count loops in a range corresponding to the selected duty.

Both read and write operations on bits D7 to D4 of the ML9090A-01 are invalid.

Both read and write operations on bits D7 to D5 of the ML9090A-02 are invalid.

This register is reset to "0" when the \overline{RESET} pin is made low.

• Port register A (PTA)

D7	D6	D5	D4	D3	D2	D1	D0
			_				PTA

The port register A sets (to "1") and resets (to "0") general-purpose port A data. The setting of the PTA bit (D0 bit) corresponds to the PA0 output pin. If the \overline{RESET} pin is pulled to a "L" level, this register is reset to "0" and the PA0 pin goes to high impedance. After the \overline{RESET} pin is pulled to a "H" level, if port data is set in this register, the PA0 pin is released from its high impedance state and outputs the corresponding port data.

• Port register B (PTB)

D7	D6	D5	D4	D3	D2	D1	D0
PTB7	PTB6	PTB5	PTB4	PTB3	PTB2	PTB1	PTB0

The port register sets (to "1") and resets (to "0") general-purpose port B data. The settings of the PTB0 to PTB7 bits (D0 to D7 bits) correspond to the PTB0 to PTB7 output pins. If the \overline{RESET} pin is pulled to a "L" level, this register is reset to "0" and pins PTB0 through PTB7 go to high impedance. After the \overline{RESET} pin is pulled to a "H" level, if port data is set in this register, pins PTB0 through PTB7 are released from their high impedance states and output the corresponding port data.

• Control register 1 (FCR1)

D7	D6	D5	D4	D3	D2	D1	D0
INC	WLS	KT	SHL	_	_	DTY1	DTY0

(1) D7 (INC) Address increment direction

- 1: X direction address increment
- 0: Y direction address increment

This bit sets the address increment direction of the display RAM. The display RAM address is automatically incremented by 1 every time data is written to the display data register. Writing a "1" to this bit sets "X address increment", and writing a "0" sets "Y address increment". For further details regarding address incrementing, refer to the page entitled "X, Y Address Counter Auto Increment", Even if the $\overline{\text{RESET}}$ pin is pulled to a "L" level, the value of this bit will not change.

(2) D6 (WLS) (Word Length Select)

- 1: 6-bit word length select
- 0: 8-bit word length select

This bit selects the word length of data to be written to and read from the display RAM. If "1" is written to this bit, data will be read from and written to the display RAM in 6-bit units. If "0" is written to this bit, data will be read from and written to the display RAM in 8-bit units. Even if the RESET pin is pulled to a "L" level, the value of this bit will not change.

(3) D5 (KT) (Key scan time) Key scan time select bit

1: 10 ms

0: 5 ms

This bit selects the key scan cycle time. In the case of a 740 kHz oscillating frequency, writing a "1" to this bit sets the key scan cycle time at 10 ms, writing a "0" sets the key scan cycle time at 5 ms. Even if the \overline{RESET} pin is pulled to a "L" level, the value of this bit will not change.

(4) D4 (SHL) (Common driver shift direction select bit)

This bit selects the shift direction of common drivers.

The relationship between this bit and shift directions are shown below.

Even if the RESET Pin is set to "L", this bit remains unchanged.

Model	SHL	Duty	Shift direction		
	1	1/8	COM8 → COM1		
		1/9	COM9 → COM1		
MI 0000 A 04		1/10	$COM10 \rightarrow COM1$		
ML9090A-01		1/8	COM1 \rightarrow COM8		
	0	1/9	COM1 \rightarrow COM9		
		1/10	COM1 → COM1	0	
		1/16	COM16 → COM1		
	1	1/17	COM17 → COM1		
ML9090A-02	1/18	1/18	COM18 \rightarrow COM1		
IVIL9U9UA-UZ		1/16	COM1 → COM1	6	
	0	1/17	COM1 → COM1	7	
		1/18	COM1 → COM18	8	

(5) D1, D0 (DTY1, DTY0) (Display duty select bit)

This bit selects the display duty. The correspondence between each bit and display duty is shown in the chart below. Even if the \overline{RESET} pin is pulled to a "L" Level, the values of these bits will not change.

Model	Code	DTY1	DTY0	Display duty
	0	0	0	1/8
MI 0000 A 04	1	0	1	1/9
ML9090A-01	2	1	0	1/10
	3	1	1	1/10
	0	0	0	1/16
MI 0000 A 00	1	0	1	1/17
ML9090A-02	2	1	0	1/18
	3	1	1	1/18

• Control register 2 (FCR2)

D7	D6	D5	D4	D3	D2	D1	D0
_		T4	T3	T2	T1	_	DISP

(1) D2 to D5 (T1 to T4) (Test mode select bit)

These bits are used to test the IC. "0" must be written to these bits.

(2) D0 (DISP) (Display ON/OFF mode bit)

1: Display ON mode

0: Display OFF mode

This bit selects whether the display is ON or OFF. Writing a "1" to this bit selects the display ON mode. Writing a "0" to this bit selects the display OFF mode. At this time, the COM and SEG pins will be at the VSS level. Even if this bit is set to "0", the display RAM contents will not change. If the RESET pin is pulled to a "L" level, this register is reset to "0".

Display Screen and Memory Address Allocation

The ML9090A-01/02 contains display data RAM (80 bits by 18 bits) of a bitmap type.

The allocation of memory addresses varies according to the selected word length (6 bits or 8 bits) as shown in Figure 2: 0 to 9 for selection of 8 bits per word or 0 to 13 for selection of 6 bits per word.

The X address 13 in the 6-bits/word mode has two display memory bits. The two bits (D5 and D4) starting from bit D5 of the display data register are written in memory and the other bits (D3 to D0) are ignored.

Address Allocation in the 8-bits/word mode

Address Allocation in the 6-bits/word mode




Figure 2 Display Memory Addresses

In the 8-bits/word mode, data to be displayed is written in display memory with the D7 data of the display data register at address (Xn, Yn) and the D0 data at address (Xn + 7, Yn). Similarly, In the 6-bits/word mode, data to be displayed is written in display memory with the D5 data of the display data register at address (Xn, Yn) and the D0 data at address (Xn + 5, Yn). See Figure 3.

Data "1" in display memory represents turning on the corresponding display segment and data "0" in display memory represents turning off the corresponding display segment.




Figure 3 Display Screen Bit Allocation and Memory Addresses

X•Y address Counter Auto Increment

The liquid crystal display RAM for the ML9090A-01/02 has an X-address counter and a Y-address counter. Each address counter has an Auto Increment function.

When display data is read or written, this function increments either of these X- and Y-address counters (which is selected by the INC bit (D7 bit) of the control register 1).

INC bit = "0" selects the Y-address counter.

INC bit = "1" selects the X-address counter.

The address counting cycle of the X address counter varies according to the selected word length (8 bits or 6 bits): X address range of 0 to 9 in the 8-bits/word mode or X address range of 0 to 13 in the 6-bits/word mode.

When the X address count returns to 0 from a maximum value (9 in the 8-bits/word mode or 13 in the 6-bits/word mode), the Y address is also incremented automatically.


The relationship between display duties and Y address count ranges is shown below.

When the Y-address counter returns to 0 from a maximum value, the X address is also incremented automatically.


Model	Duty	Y-address count range (cycle)	Maximum Y address count
	1/8	0 to 7	7
ML9090A-01	1/9	0 to 8	8
	1/10	0 to 9	9
	1/16	0 to 5	15
ML9090A-02	1/17	0 to 16	16
	1/18	0 to 17	17

Note: If an invalid address (outside the address count range) is given to the X- or Y- address counter, its counting will not be assured.

Example of incrementing the X-address (8 bits per word and 1/18 duty)




Example of incrementing the Y-address (8 bits per word and 1/18 duty)




Liquid Crystal Driving Waveform Example (1)

1/8 duty (1/4 bias) (ML9090A-01)




A non-selectable waveform is output from COM9 and COM10 outputs.




Liquid Crystal Driving Waveform Example (2)

1/9 duty (1/4 bias) (ML9090A-01)




A non-selectable waveform is output from the COM10 output.




■ : Light ON□ : Light OFF

Liquid Crystal Driving Waveform Example (3)

1/10 duty (1/4 bias) (ML9090A-01)







■ : Light ON
□ : Light OFF

Liquid Crystal Driving Waveform Example (4)

1/16 duty (1/5 bias) (ML9090A-02)




A non-selectable waveform is output from COM17 and COM18 outputs.




Liquid Crystal Driving Waveform Example (5)

1/17 duty (1/5 bias) (ML9090A-02)





A non-selectable waveform is output form the COM18 output.



Liquid Crystal Driving Waveform Example (6)


1/18 duty (1/5 bias) (ML9090A-02)






□ : Light OFF

Power-On Flowchart



Power-Off Flowchart



[Cautions]

• When the power supply is ON or OFF, the following power supply sequence should be used. At the time of power supply ON:


Logic power supply ON \to multiplied reference supply voltage (V $_{\rm IN})$ ON At the time of power supply OFF:

Multiplied reference supply voltage (V_{IN}) OFF \rightarrow logic power supply OFF or both OFF


• The lines between output pins, and between output pins and other pins (input pins, I/O pins or power supply pins), should not be short circuited.

APPLICATION CIRCUIT

Application Example 1 (1/10 duty, 1/4 bias, voltage doubler)




Application Example 2 (1/18 duty, 1/5 bias, voltage tripler)



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.

- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.